Introduction
Threshold voltage instability induced by charge trapping has been recognized as a great reliability issue especially for nMOSFETs with Hf-based high-k gate dielectrics [1] [2] [3] [4] [5] . A model of charge filling in the pre-existing high-k traps has been proposed to predict the charge trapping behavior in HfO 2 and Al 2 O 3 high-k gate dielectrics [1] . However, the physical mechanism of charge trapping in alternative high-k gate dielectrics has not been understood clearly yet. This paper is to study the fundamentals and the physical models of charge trapping in HfSiO/SiO 2 high-k gate stacks.
Experiment
NMOS devices with HfSiO/SiO 2 high-k gate stacks and poly-Si gate electrodes were fabricated using a standard CMOS process technology. Base oxides ranging from 0.8 to 1.2 nm were thermally grown, followed by the deposition of HfSiO high-k dielectrics with 50, 60, or 75% Si composition (the atomic ratio of Si/(Hf+Si) in the HfSiO film) using metal organic chemical vapor deposition (MOCVD) technique. The HfSiO/SiO 2 high-k gate stacks with various combinations of base oxide thickness and Si composition were intentionally fabricated to exhibit an equivalent oxide thickness (EOT) of about 2 nm for comparison. Fig. 1 shows that ohmic and Frenkel-Poole emission are the major carrier transport mechanisms of the HfSiO/SiO 2 gate stacks under substrate electron injection conditions at low and high electric fields, respectively [6] . The inset also confirms that F-P emission dominates at high fields. Fig. 2 shows the schematic band diagram and carrier transport paths of the HfSiO/SiO 2 gate stacks under substrate electron injection conditions. At low fields and high temperatures, the injected channel electrons by direct tunneling are thermally excited and then hop from one isolated trap to the other until reaching the poly-Si gate (ohmic). However, at high fields and low temperatures, these hopping electrons may directly jump into the conduction band due to the field enhancement (F-P). The inset using carrier separation technique ensures that the channel electrons provided from S/D regions are the major conduction carriers. ) while J g decreased slightly due to the change of internal fields. For V g > 2.4 V, V t shift rapidly increased at the first moment and eventually became saturated while J g increased due to the stress-induced damages. Fig. 6 shows the power law dependence of V t shift on the gate bias voltage (~V g 5.62 ) at various stress times. The change of power law exponent may be attributed to the multiple soft breakdowns when V g > 2.4 V. It appears that the injected electrons are captured in the pre-existing HfSiO traps and that no additional traps are generated when V g ≤ 2.4 V [1, 5] . Fig. 7 shows the temperature dependence of charge trapping in the HfSiO/SiO 2 gate stack under CVS (V g = +2.0 V). The inset indicates that charge trapping is a thermallyactivated process following the Arrhenius equation with E a = 0.0357 eV. Reduced base oxide thickness and high Hf composition in the Hf-based high-k/SiO 2 gate stack structure are unfavorable for V t -instability and device performance [7] [8] , and Fig. 8 shows that this combination is not preferred for reducing charge trapping either, presumably due to the channel-to-bulk tunneling time constant and the number of Hf-related trapping sites [9] .
Results and Discussion
In order to describe and predict the long-term behavior of charge trapping in the HfSiO/SiO 2 gate stack, the physical model proposed by Zafar et al. has been adopted [1] . Fig. 9 shows well model fitting for various bias voltages over several orders of magnitude of stress time. Fig. 10 shows the gate bias dependence of the maximum V t shift ∆V t,max , capture time constant τ, and distribution factor β. Fig. 11 shows the linear relation between the V t shift and the I d,sat degradation, which can be equally applied to various bias voltages. The inset (SILC) demonstrates the generation of extra traps after several V g sweep (V g = 0~2.8 V).
Conclusions
It was found that ohmic and Frenkel-Poole emission are the major carrier transport mechanisms of the HfSiO/SiO 2 gate stacks under substrate electron injection conditions. The charge trapping characteristics and temperature dependence reveal that the injected electrons are captured in the pre-existing HfSiO traps until approaching saturation and that charge trapping is a field-enhanced and thermallyactivated process due to the physical nature of the ohmic and F-P emission. A physical model of charge filling in the pre-existing HfSiO traps with dispersive capture time constant has been adopted and verified. The behavior of charge trapping can be well described and predicted using this model over several orders of magnitude of stress time. The positive parallel curve shift shows that the trapped charge carriers were electrons and that these injected channel electrons did not degrade the interface quality. Fig. 10 Dependences of the maximum V t shift ∆V t,max , capture time constant τ, and distribution factor β on the gate bias voltage extracted from the model fitting in Fig. 9 . The overall V g dependence is also consistent with the power law dependence (~V g 5.62 ).
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